

Attorney No. 042390.P10138

Express Mail No. EL466330666US

UNITED STATES PATENT APPLICATION

FOR

**METHOD AND APPARATUS
FOR
THERMAL THROTTLING OF CLOCKS**

Inventor:
MITSUHIRO ADACHI

Prepared by:

Blakely, Sokoloff, Taylor & Zafman, LLP
12400 Wilshire Boulevard, Suite 700
Los Angeles, California 90025
(714) 557-3800

097490000.1.02600

to be dissipated. In order to conserve power in integrated circuit processors, circuit activity has been analyzed. When circuitry is not active, it is desirable to turn off clocks to the inactive circuitry. It was generally assumed that this would reduce the heat generated. While this may be true over an average, it is not necessarily true instantaneously. In some cases when a clock is abruptly stopped to circuitry, the heat generated actually increases causing the thermal temperature of the integrated circuitry to rise.

It is desirable to improve the thermal management of integrated circuits.

0769831X

BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

5

Figure 1 is a block diagram of a typical computer 100 in which the present invention can be utilized.

Figure 2 is a block diagram of a typical central processing unit and typical integrated circuit in which
10 the present invention can be utilized.

Figure 3 is a detailed block diagram of the thermal clock throttling control provided by the present invention within a typical integrated circuit.

Figure 4 is a waveform diagram illustrating the
15 functionality of the thermal clock throttling control provided by the present invention.

Figure 5 is a detailed block diagram of the clock throttling controller coupled to other functional blocks of the present invention.

Figure 6 is waveform diagrams illustrating the
20 transitioning of a throttled clock signal generated by the clock throttling controller of the present invention.

Figure 7 is an exemplary block diagram of a thermal activity detector for the present invention.

25

Like reference numbers and designations in the drawings indicate like elements providing similar functionality.

In the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be obvious to one skilled in the art that the present invention may be practiced without these specific details. In other instances well known methods, procedures, components, and circuits have not been described in detail so as not to unnecessarily obscure aspects of the present invention.

Thermal throttling allows a processor to cool down in trade for performance. The most common technique to thermally throttle a processor is to stop the internal clock. In some cases, suddenly stopping the internal clock to circuitry results in a di/dt variation where the current instantaneously spikes which can lead to even greater power consumption and thermal increases. Advanced chip process technologies using lower voltage supplies, dynamic circuit designs, and higher clock frequencies make circuits more sensitive to noise and the any current spikes from di/dt variations when the internal clock is suddenly stopped to provide thermal throttling. The present invention provides safe thermal throttling of clocks within a processor to minimize di/dt increases.

- 4 -

thermal activity limit of an integrated circuit, such as a processor. If so, the integrated circuit is forced into an execution stall where the clock is gradually turned off or stopped in circuitry to avoid large variations in di/dt during clock shut down. The clock is shut down for a pre-programmed number of clock cycles after which, the clock is gradually turned on or started so that large di/dt variations are avoided when starting the clock. The forced execution stall is then removed so that the integrated circuit can start full processing once again. During the gradual shut down and starting of the clock, the ratio of the throttled clock frequency to the free running clock frequency is controlled so that it changes gradually over a range of N/N , $(N-1)(N-2)/N$, ..., $2/N$, $1/N$ and $0/N$. An interval timer (i.e. a counter) counting a value M sets how the clock frequency transitions during the shut down and start up of clocks such as between $(N-I)/N$ and $(N-I-1)/N$. The endurance level of di/dt establishes the parameters M which establishes N . The endurance level of di/dt is the level which limits the normal function of circuitry. In other words, the endurance level of di/dt is a safety margin at which circuitry functions. The endurance level of di/dt depends on a number of factors including the fabrication technology or process technology used to manufacture the integrated circuit, circuit implementation (i.e. the type of logic whether its dynamic, static, or pseudo-static logic), the level of voltage supply VDD (i.e. 2 volts, 1.8 volts, 1.6 volts, or less than 1.0 volts), and the free-running clock frequency (i.e. 1 GHz, 2 GHz, 3 GHz, etc).

Referring now to Figure 1, a block diagram of a typical computer 100 in which the present invention is utilized is illustrated. The computer 100 includes a central processing unit (CPU) 101, input/output devices

(I/O) 102 such as keyboard, modem, printer, external storage devices and the like and monitoring devices (M) 103 such as a CRT or graphics display. The monitoring devices (M) 103 provide computer information in a human
5 intelligible format such as visual or audio formats.

Referring now to Figure 2, a block diagram of a typical central processing unit 101 in which the present invention is utilized is illustrated. The central processing unit 101 includes one or more integrated
10 circuits 201, such as one or more microprocessors, which incorporates the present invention. The integrated circuit 201 includes a controlled clock generator (CNT CLK GEN) 202 with thermal throttling control in order to
15 appropriately clock the circuitry therein to reduce heat generation and lower the junction temperature of the integrated circuit die. Functional blocks or units of circuitry in the integrated circuit 201 can be cataloged into three types based on the percentage of circuitry to which the clocks can be turned off or shut down. The
20 integrated circuit 201 includes one or more functional blocks 205 to which 100% of the circuitry that the internal clock can be shut down. The integrated circuit 201 includes one or more functional blocks 207 to which less than 100% of the circuitry that the internal clock
25 can be shut down. The integrated circuit 201 includes one or more functional blocks 209 to which 0% or none of the circuitry that the internal clock can be shut down. That is, the one or more functional blocks 209 need to be constantly clocked while the integrated circuit 201 is
30 functioning. For example, the functional blocks 209 may need to handle external events received by the integrated circuit 201 such as a snoop into an internal cache memory, interrupt requests or bus requests which require constant monitoring. Thus, power consumption can be reduced from

the functional blocks to which the clock can be turned OFF.

Referring now to Figure 3, a block diagram of a typical integrated circuit 201 including the present invention is illustrated. The integrated circuit 201 illustrated in Figure 3 includes the controlled clock generator 202, the one or more functional blocks 205, the one or more functional blocks 207, the one or more functional blocks 209, and a logical gate 301. The one or more functional blocks 205 includes functional blocks 205A, 205B, and 205C labeled unit0, unit1 and unit2, respectively. The one or more functional blocks 207 includes functional blocks 207A and 207B labeled unit3 and unit4, respectively. The one or more functional blocks 209 includes functional blocks 209A and 209B labeled unit5 and unit6, respectively.

The controlled clock generator 202 includes a free-running clock generator 302, a buffer 304, a logical gate 306, a thermal activity detector 310, and a clock throttling controller 312. The free-running clock generator 302 is a typical clock generator that may include a phase locked loop (PLL), a frequency synthesizer, and/or a quartz crystal oscillator to generate a free-running clock signal CLK 303 of a desired frequency. The buffer 304 buffers a load on a free-running clock signal line FCLK 305 from the clock generator 302. The logical gate 306, an AND gate formed out of a NAND gate and an inverter, gates the free-running clock signal CLK 303 with a clock gating control signal CGCNTL 320 to generate a throttled clock signal TCLK 307. For the one or more functional blocks 205, a buffer 325 buffers the throttled clock signal TCLK 307 to generate a buffered throttled clock signal TCLKB. The buffered throttled clock signal TCLKB is coupled to the clocked

5 circuitry of all of the one or more functional blocks 205
so that one hundred percent of the circuitry in the
functional blocks 205 are shut down into a stable state.
For the one or more functional blocks 207, a buffer 327
5 buffers the throttled clock signal TCLK 307 to generate a
buffered throttled clock signal TCLKB and a buffer 328
buffers the free-running clock signal FCLK 305 to generate
a buffered free-running clock signal FCLKB. The buffered
throttled clock signal TCLKB is coupled to some of the
10 clocked circuitry of the one or more functional blocks 207
so that less than one hundred percent of the circuitry in
the functional blocks 207 are shut down into a stable
state. Each of the one or more functional blocks 207
receives both the buffered throttled clock signal TCLKB
15 and the buffered free-running clock signal FCLKB. For the
one or more functional blocks 209, a buffer 329 buffers
the free-running clock signal FCLK 305 to generate a
buffered free-running clock signal FCLKB. Each of the one
or more functional blocks 329 receives the buffered free-
20 running clock signal FCLKB so that none of their circuitry
is shut down or turned OFF.

The thermal activity detector 310 of the controlled
clock generator 202 receives activity information from all
of the functional blocks 205, 207, and 209 over activity
25 information signal lines 311 to generate a total measure
of functional activity for the integrated circuit 201.
The functional activity in the integrated circuit is
proportional to a temperature level of the integrated
circuit. The thermal activity detector 310 corrects the
30 activity information received over the activity
information signal lines 311 for each of the functional
blocks if needed. That is, the activity detector 310
monitors the magnitude of the activity of each functional
block and adjusts or appropriately weights the level of

functional activity of each functional block in order to obtain a measure of global activity to estimate the power consumption and heat generated in the entire integrated circuit. The thermal activity detector 310 determines
5 whether or not the measure of total activity of the integrated circuit meets or exceeds a predetermined limit of activity (referred to as a "thermal limit") where it is desirable to reduce the heat generated by the activity in the integrated circuit to achieve a safe temperature
10 level. If the thermal activity detector 310 determines that the measure of total activity of the integrated circuit meets or exceeds the predetermined limit of activity, it generates an enable thermal throttling signal 313 indicating excessive activity. The enable thermal
15 throttling signal 313 is coupled to the clock throttling controller 312 to signal when the thermal limit of activity has been met or exceeded.

The clock throttling controller 312 receives the enable thermal throttling signal 313 and responds
20 accordingly generating the clock gating control signal CGCNTL 320 and in the case of a processor integrated circuit, a force execution stall signal 315 to assert a processor stall request. The clock gating control signal CGCNTL 320 performs the throttling of the free running
25 clock CLK 303 periodically such that the frequency of the throttled clock signal TCLK 307 can vary. The frequency of the throttled clock signal TCLK 307 is decreased by reducing the number of clock pulses within a given period of clock cycles. From a stopped clock with zero
30 frequency, the frequency of throttled clock signal TCLK 307 is increased by increasing the number of clock pulses within a given period of clock cycles. The proportion of the frequency between the throttled clock TCLK and the free-running clock FCLK can vary over a range between N/N,

(N-1)/N, (N-2)/N, ..., 1/N and 0/N where N is the ordinary number of clock pulses within the given period of clock cycles. To reduce the frequency, pulses are removed in the given period and to increase the frequency, pulses are
 5 inserted in the given period.

The logical gate 301 receives the force execution stall signal 315 from the clock throttling controller 312 as well as other execution stall request signals from other blocks. The logical gate 301, logically ORs all
 10 the stall requests together to generate a stall signal 332. The stall signal is coupled to the functional blocks 205, 207 and 209 of the integrated circuit 201 to prepare for stopping the clock to circuitry.

Referring now to Figure 4, waveform diagrams 401-406
 15 illustrate the exemplary functionality of the thermal clock throttling control provided by the present invention. Waveforms 401 and 402 are plotted on an X axis representing an exploded period of time of a clock throttling cycle. Waveform 401 is a temperature waveform
 20 corresponding to the right Y axis of Temperature. Waveform 402 is a power waveform corresponding to the left Y axis of Power expanded in time. Waveform 403 illustrates the status of the integrated circuit, such as a processor. Waveform 404 is an exemplary waveform of the
 25 force execution stall signal 315. Waveform 405 is an exemplary total activity waveform such as that which would be measured by the thermal activity detector 310. Waveform 406 illustrates the thermal limit which when exceeded by the waveform 405 initiates the sequence of
 30 thermal clock throttling provided by the present invention. In the example of Figure 4, the total activity of the integrated circuit exceeds the thermal limit at point 410 on the waveform 405 labeled "surging processor activity".

As illustrated by waveform 403, the integrated circuit 201 experiences a run cycle 411, a response cycle 412 after reaching the thermal limit, a throttling cycle 413 over which the clocks are gradually throttled OFF and then back ON, and a return to a run cycle 411.

During the throttling cycle 413, the clocks are gradually throttled OFF during a clock throttling period 414, held OFF for a period of time during a hold period 415 and gradually throttled ON during a clock throttling period 416. During clock throttling period 414, the frequency of the clock provided to circuitry is gradually reduced to zero to provide the gradual clock throttling where the clocks are throttled OFF. This is indicated along waveform 402 by the ratio of clock pulses for a give period decreasing from N/N to 0/N. During clock throttling period 416, the frequency of the clock provided to circuitry is gradually increased from zero to provide the gradual clock throttling where the clocks are throttled ON. This is indicated along waveform 402 by the ratio of clock pulses for a give period increasing from 0/N to N/N. During the hold period 415, CGCNTL 320 gates the clock CLK 303 by means of the logic gate 307 so that the throttled clock 307 is OFF and has zero frequency. This is indicated along waveform 402 by the ratio of clock pulses for a give period being 0/N. The power consumption indicated during the hold period 415 is a constant typically greater than zero for those circuits that remain being clocked by FCLK 305 and can not be turned OFF using TCLK 307.

During the run cycles 411, the integrated circuit 201 functions normally until the functional activity exceeds the thermal limit as illustrated by point 410 in the waveform 405. After reaching or exceeding the thermal

limit, the integrated circuit goes into a response cycle 412.

During the response cycle 412, a forced execution stall signal is asserted indicated by waveform 404 and a
5 stall state 418 is entered into where the circuitry and the functional blocks 205 and 207 prepare to have the throttled clock TCLK 307 gradually turned OFF. After the necessary states are saved, the integrated circuit goes into the throttling cycle 413 previously described in
10 detail. After the throttling cycle 413 is completed, the forced execution stall signal is de-asserted and the integrated circuit returns to the run cycle.

As illustrated by waveform 402, power consumption gradually decreases as the clocks are turned OFF and
15 gradually increases as clocks are turned ON. As illustrated by waveform 401, the temperature waveform lags the power waveform and decreases some time after the power has decreased and begins increasing some time after the power has increased.

20 In summary, the present invention as illustrated in Figure 4 causes the frequency of the throttled clock to be gradually throttled OFF and then ON in response to the measure of the functional activity meeting or exceeding the predetermined limit. The present invention first
25 continuously determines if a predetermined limit of global functional activity in an integrated circuit has been met or exceeded. The global functional activity of an integrated circuit is proportional to temperature. The predetermined limit of global functional activity is
30 proportional to an expected temperature level in an integrated circuit. If the predetermined limit of global functional activity in the integrated circuit has been met or exceeded, the present invention reduces the high

frequency of clocking of circuitry gradually to zero in order to stop the clocking of circuitry.

To reduce the high frequency clocking of circuitry gradually to zero, the present invention waits a
5 predetermined time during the clocking of the circuitry at a first frequency before clocking the circuitry at a second frequency lower than the first frequency. This continues on and on gradually stepping to lower
10 frequencies with waiting periods in between until the next frequency step is zero frequency where the clock is stopped. With the clocks stopped to certain circuitry, the global functional activity in the integrated circuit should decrease to a lower level.

After stopping the clocking of circuitry, the present
15 invention then waits a predetermined time and then starts the clocking of circuitry back up at a low frequency. After starting the clocking of the circuitry at the low frequency, the present invention gradually increases the frequency of the clocking of the circuitry to the high
20 frequency.

The present invention gradually increases the frequency of clocking circuitry to the high frequency by clocking circuitry at a first frequency, waiting a predetermined time while clocking the circuitry at the
25 first frequency and then clocking the circuitry at a second frequency higher than the first frequency. This continues on and on gradually stepping to next higher frequencies with waiting periods in between until the next frequency step is the high frequency where the clock is
30 free-running.

The gradual reduction in the high frequency clocking of the circuitry to zero frequency and the gradual increase in the clocking of circuitry from zero frequency to the high frequency avoids large variations in current

otherwise associated with a rapid shut-off and a rapid turn-on of clocking circuitry.

Referring now to Figure 5, a functional block diagram of the clock throttling controller 312 is illustrated.

- 5 Also illustrated in Figure 5 is the thermal activity detector 310 coupled to the clock throttling controller 312 by means of the enable thermal throttling signal 313 and logic gate 306 and buffer 304. The clock throttling controller 312 includes a state machine 502, a
- 10 programmable M-bit counter 504, an X-bit counter 506, control logic 508 and an N-bit Linear Feedback Shift Register (LFSR) 510.

- The LSFR 510 generates the clock gating control signal CGNTL 320 to control the gating of the clock CLK
- 15 303 in order to generate the throttled clock TCLK 307. The N-bit LSFR 510 includes N stages 512A-512N where each stage, generally referred to as stage 512, includes a three-to-one multiplexor 514 and a D flip-flop 516. The number of stages N in the LSFR 510 is to 2^X where X is the
- 20 number of bits in the X-bit counter 506. The N stages 512A-512N are configured into a loop where the input of the prior or last stage is received and the output is coupled into the next or first stage. The final stage 512N of the LSFR 510 generates the clock gating control
- 25 signal CGNTL 320 which is coupled into the logic gate 306 to generate the throttled clock TCLK 307. The output selection of each of the three-to-one multiplexors 514 in each stage 512 is controlled by control signals from the state machine 502. Each multiplexor receives three inputs
- 30 to select from including the output from the prior stage, logical zero, or logical one. The input selected as the output from the multiplexor is coupled into the D-flip-flop 516 for shifting into the next stage of the loop on the next clock cycle.

The X-bit counter 506 basically provides synchronization of the LFSR 510 and divides down the frequency of the clock CLK 303 to reduce power consumption of the clock throttling controller 312, to relax the timing in the decoding of logic within the state machine 502, and provide for a more compact functional block using less circuitry. In order to divide down the frequency of the clock CLK 303 by X, the counter 506 has X-bits and its carry out signal 520 is used as the clock for the clocking input to the sequential elements (latches and flip-flops) of the state machine 502 and the counter 504 instead of the clock CLK 303.

The control logic 508, in response to receiving the enable thermal throttling signal 313 and stall injection window status 317, generates the force execution stall signal 315; resets the state machine, the programmable M-bit counter 504, and the X-bit counter 506; and enables the clocking of the M-bit counter 504 and the state machine 502. The stall injection window status 317 is the specific clock cycles of the integrated circuit when stall requests can be handled immediately. In a processor, an instruction pipeline has certain clock cycles when it can be immediately stalled and other clock cycles where it can not accept an immediate stall request. In this case the stall injection window status can be generated by an instruction pipeline. In other integrated circuits, the stall injection window status is generated by a state machine or other execution control or status logic. In any case, the stall injection window status provides an indication of the specific status of the activity for the integrated circuit. If an execution stall signal were allowed to be asserted at any time, the integrated circuit might fail if it could not immediately stall during a

given clock cycle. Thus, the stall injection window status 317 coordinates when stalls can occur.

The programmable M-bit counter 504 provides a programmable delay between changes in the frequency in the throttled clock TCLK 307. The delay between changes in the frequency of the throttled clock TCLK 307 allows the instantaneous current change di/dt to relax and gradually change over a larger period of time to reduce heat generation and a temperature rise that might otherwise be associated therewith.

The state machine 502 in conjunction with the programmable M-bit counter 504 basically manages the sequence of the clock throttling to achieve a safe di/dt level. The number of states in the state machine 502 is equivalent to 2^X where X is the number of bits in the X-bit counter 506.

The clock throttling controller 312 functions to turn OFF or shut down the throttled clock TCLK 307 as follows. The N stages of the LFSR 510 establishes a time period window of N clock cycles for the throttled clock TCLK. For the logical gate 306 being an AND gate, if the GCLNTL 320 remains at a logical high or one level during the entire N clock cycles then there is no change in the frequency of TLCK 307 from clock CLK 303. For the logical gate 306 being an AND gate, if the GCLNTL 320 goes to a logical low or zero level during some cycles of the N clock cycles of the window, there is a reduction in the number of clock pulses in TCLK 307 in comparison with clock CLK 303 and effectively a reduction in frequency of TCLK there-from as well. When gradually reducing the frequency of TCLK 307, the GCLNTL 320 effectively masks one or more clock cycles of the N clock cycles of the window. If one clock cycle is to be masked, the state machine 502 controls one of the N stages of the LSFR 510

so that its multiplexor 514 momentarily selects the zero level for shifting into the D flip-flop 516. The zero level is then shifted through the LSFR 510 to the CGNTL 320 so that it goes low for the selected clock cycle and masks the clock cycle in TCLK 307 from occurring. This masking of the clock cycle in the window of N cycles is repeated for a period of time sufficient to allow the instantaneous current di/dt change to relax before further reduction in frequency. Thereafter more clock cycles can be masked in order to obtain a further reduction in frequency up until the entire N clock cycles are masked effectively shutting OFF TCLK 307. In the case that TCLK 307 is shut OFF, the LSFR 510 shifts a constant zero so that CGNCTL 320 stays at a logical low or zero level so that TCLK 307 is masked to a constant level. The masking process can be reversed and the frequency increased by the state machine 502. In this case, the state machine controls one or more of the multiplexors 514 in the N stages 512A-512N of the LFSR 510 so that the logical high or one level is selected for input into the D flip flops 516. The logical high or one level for the given clock cycles are then shifted through the LSFR 510 onto CGNCTL to unmask and have the clock cycles of the clock CLK 303 generated onto TCLK 307 through the logical gate 306. The increase in frequency can be gradually increased by selecting the number of clock cycles unmasked during the N clock cycles of the window. The M-bit counter provides the amount of relaxation between changes in the state of the frequency.

Referring now to Figure 6, waveforms 600-616 are illustrate an exemplary transitioning of the throttling clock signal TCLK 307 to a turned OFF state in response to the thermal clock throttling control of the present invention. In waveform 600, throttling clock signal TCLK

307 has a normal clock frequency which is similar to the frequency of the free-running clock FCLK 305. In a given window 620 of a period of time, waveform 600 has sixteen clock pulses 621 in sixteen clock cycles 622 such that

5 N=16. In waveform 600, the clock frequency ratio is $N/N=16/16=1$. The clock throttling controller 312 of the present invention then reduces the frequency by gating or masking out one clock cycle, such as clock cycle 631, within the given window 620 to reduce the frequency by the

10 ratio of $(N-1)/N$. In this case, stage 15 of the sixteen stages of the LSFR 510 is selected to mask out (i.e. chop out) the one clock cycle 631. After a period of time for relaxation of the instantaneous current di/dt at this frequency for TCLK 307, a next lower frequency level can

15 be selected. In waveform 602, clock cycles 631 and 632 are masked out to achieve yet another reduction in frequency for TCLK 307. After another period of relaxation in the instantaneous current di/dt , a next lower frequency level can be selected. In waveform 603,

20 clock cycles 631, 632 and 633 are masked out to achieve another gradual reduction in frequency for TCLK 307. This can be continued so on and so forth. In waveform 614 all clock cycles but for clock cycles 645 and 646 are masked out of TCLK 307. In waveform 615 only clock cycle 646 is

25 not masked out of TCLK. Finally, waveform 616 illustrate TCLK being completely masked out so that it is at a constant level, effectively placing TCLK into an OFF state.

The throttling clock signal TCLK 307 can transition

30 in a similar manner in reverse order from a turned OFF state, exemplified by waveform 616, to a fully turned ON state, exemplified by waveform 600, with relaxation periods between changes in frequency so that the frequency of TCLK is gradually increased. It is understood that

number of clock pulses and the selected clock pulse or pulses therein for gating by the clock throttling controller can vary from implementation to implementation when gradually reducing the clock frequency or gradually increasing the clock frequency.

The thermal activity detector 310 can be formed to measure activity in the functional blocks and the circuitry of an integrated circuit in a number of different ways. One way in which for the thermal activity detector 310 to obtain a measure of the global activity of the chip is to first receive a localized measure of activity from each functional block, weight the local activity as to how much thermal heat is generated for the given activity and sum the weighted local measures of activity together over a period of time such as one or more clock cycles. The thermal activity detector 310 is then responsible for comparing the global measure of functional activity and comparing it against a thermal activity threshold in order to determine whether or not thermal throttling should be enabled and the enable thermal throttling signal 313 should be generated. Furthermore, the thermal activity detector 310 determines how much does the measure of global activity exceed the thermal activity threshold to determined how much thermal throttling of the clock needs to take place. That is, the number of clock cycles for thermal throttling can be based upon how much the thermal activity threshold is exceeded by the measure of global activity of the integrated circuit.

Referring now to Figure 7, an exemplary functional block diagram of a thermal activity detector 310 is illustrated. The thermal activity detector 310 includes an activity weight decoder 702, a multiplexor 704, D flip-flops 706A-706G, a subtractor 708, an adder 709, a D flip-

flop 710, a second subtractor (i.e. comparator) 712, a throttling cycle decoder 714, a counter 716 and control logic 718 coupled together as illustrated in Figure 7.

The activity weight decoder 702 generates a
5 predetermined value of current activity from a measure of local activity provided to it. The measure of local activity may be a digital signal indicating high or low levels of local functional activity for a given functional block. The activity weight decoder 702 receives local
10 measures of activity 720 from the various functional blocks of the integrated circuit 201 and the respective associated weighting numbers 721 for the functional blocks to generate a current level of global functional activity 722. The associated weighting number 721 can be adjusted
15 accordingly. The activity weight decoder 702 receives past measures of local activity 725 through the multiplexor for an associated tracking window number 724 of tracking windows and the respective associated weighting numbers 721 for the functional blocks to
20 generate a past level of global functional activity 723. The total number of tracking windows can also be adjusted accordingly.

The subtractor 708 receives the past level 723 and the current level 722 as operands and subtracts one from
25 the other to generate a change in global activity level which is coupled into adder 709. Adder 709 is configured with D flip-flop 710 to act as an accumulator accumulating an accumulated change in global activity levels 727. The accumulated change in global activity level 727 is
30 compared with a thermal activity threshold 728 by the subtractor 712 and if its exceeded indicating a globally high activity level, the subtractor 712 generates the exceeded thermal threshold signal 730. The exceeded thermal threshold signal 730 is coupled into the control

logic 718. The accumulated change in global activity level 727 is coupled into the throttling cycle decoder 714 to determine the number of cycles 729 (i.e. the period or term) over which thermal throttling should be performed.

- 5 The higher the measure of accumulated change in global activity level 727, the greater the number of cycles 729 and the longer the period over which thermal throttling is performed.

- The number of cycles 729 is coupled into the counter 10 716 which in turn signals the number of remaining cycles to the control logic 718. Counter 716 is clocked by the free-running clock CLK 303. The control logic 718 generates the enable thermal throttling signal 313 in response to the exceed thermal threshold signal 730 and 15 the number of remaining cycles provided by the counter 716. The counter 716 counts down while thermal throttling is active and the thermal threshold is exceeded. Note that the functional blocks illustrated in Figure 7 are only one exemplary embodiment of how the global functional 20 activity on an integrated circuit can be measured and compared against a thermal activity threshold level.

- The present invention has many advantages over the prior art. One advantage of the present invention is that the gradual thermal throttling of clocks safely turns OFF 25 and ON the clocks to avoid instantaneous current spikes. Another advantage of the present invention is that global thermal throttling can be provided taking into account the global functional activities within an integrated circuit in order to reduce the temperature of the overall 30 integrated circuit. Still another advantage of the present invention is that the global thermal throttling of the present invention can be utilized with local thermal throttling provided locally at or within the functional blocks. Still another advantage of the present invention

While certain exemplary embodiments have been described and shown in the accompanying drawings, it is to

5 be understood that such embodiments are merely
illustrative of and not restrictive on the broad
invention, and that this invention not be limited to the
specific constructions and arrangements shown and
described, since various other modifications may occur to
10 those ordinarily skilled in the art. Additionally, it is
possible to implement the present invention or some of its
features in hardware, firmware, software or a combination
thereof where the software is provided in a processor
readable storage medium such as a magnetic, optical, or
15 semiconductor storage medium.